On the Energy Complexity of LDPC Decoder Circuits
نویسندگان
چکیده
It is shown that in a sequence of randomly generated bipartite configurations with number of left nodes approaching infinity, the probability that a particular configuration in the sequence has a minimum bisection width proportional to the number of vertices in the configuration approaches 1 so long as a sufficient condition on the node degree distribution is satisfied. This graph theory result implies an almost sure Ω ( n ) scaling rule for the energy of capacity-approaching LDPC decoder circuits that directly instantiate their Tanner Graphs and are generated according to a uniform configuration model, where n is the block length of the code. For a sequence of circuits that have a full set of check nodes but do not necessarily directly instantiate a Tanner graph, this implies an Ω ( n ) scaling rule. In another theorem, it is shown that all (as opposed to almost all) capacity-approaching LDPC decoding circuits that directly implement their Tanner graphs must have energy that scales as Ω ( n (log n) 2 ) . These results further imply scaling rules for the energy of LDPC decoder circuits as a function of gap to capacity.
منابع مشابه
Modification in the Construction of Non-Binary LDPC Decoder using Stochastic Computation
Low-Density Parity Check (LDPC) codes are linear block codes which perform closer to Shannon‟s limit. It is defined by the parity check matrix (PCM) which contains only a few ones in comparison to the number of zeros (sparsity). Stochastic based computation is a method to design lowprecision digital circuits. In stochastic computing, probabilities are encoded by random sequences of bits. In thi...
متن کاملAREA AND ENERGY EFFICIENT VLSI ARCHITECTURES FOR LOW-DENSITY PARITY-CHECK DECODERS USING AN ON-THE-FLY COMPUTATION A Dissertation by KIRAN
Area and Energy Efficient VLSI Architectures for Low -Density Parity-Check Decoders Using an On-the-Fly Computation. (December 2006) Kiran Kumar Gunnam, M.S., Texas A&M University Co-Chairs of Advisory Committee: Dr. Gwan Choi Dr. Scott Miller The VLSI implementation complexity of a low density parity check (LDPC) decoder is largely influenced by the interconnect and the storage requirements. T...
متن کاملDesign of magnetic dipole based 3D integration nano-circuits for future electronics application
Nano Magnetic Logic (NML) has been attracting application in optical computing, nanodevice formation, and low power. In this paper nanoscale architecture such as the decoder, multiplexer, and comparator are implemented on perpendicular-nano magnetic logic (pNML) technology. All these architectures with the superiority of minimum complexity and minimum delay are pointed. The proposed architectur...
متن کاملA Voltage Scaling Power Reduction Strategy
A Voltage Scaling Power Reduction Strategy for Memory-Based LDPC Decoders Dawei Song Master of Applied Science Graduate Department of Electrical and Computer Engineering University of Toronto 2016 In baseband digital signal processing, dynamic voltage scaling is an effective method to reduce the power consumption of an SOC. Voltage scaling directly applied to embedded memories can lead to stabi...
متن کاملDesign of magnetic dipole based 3D integration nano-circuits for future electronics application
Nano Magnetic Logic (NML) has been attracting application in optical computing, nanodevice formation, and low power. In this paper nanoscale architecture such as the decoder, multiplexer, and comparator are implemented on perpendicular-nano magnetic logic (pNML) technology. All these architectures with the superiority of minimum complexity and minimum delay are pointed. The proposed architectur...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- CoRR
دوره abs/1502.07999 شماره
صفحات -
تاریخ انتشار 2015